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Abstract
In this work the corner effect sensitivity to ﬁn geometry variation in multiﬁn dual and tri-gate SOI-FinFETs is studied through a commer-
cial, three-dimensional numerical simulator ATLAS from Silvaco International [1].
These devices are compatible with conventional silicon integrated circuit processing, but offer superior performance as the device is scaled 
into the nanometer range. This study aims wider to use multiple ﬁns between the source and drain regions. The results indicate that for both 
multiﬁn double and triple gate FinFETs, the corner effect does not lead to an additional leakage current and therefore does not deteriorate 
the SOI-FinFET performance.
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Introduction
The silicon-on-insulator (SOI) ﬁn ﬁeld effect transistor (FinFET) 
is known as the fully depleted lean-channel transistor with a sili-
con ﬁlm standing vertically [1]. With the continuous scaling of  
MOS devices, nonplanar double and tri-gate SOI-FinFET have 
become attractive for their good control of  short-channel effects, 
ideal subthreshold slope, and high current drive [2], [4]In the 
double gate SOI-FinFET, the gate wraps around the rectangu-
lar silicon ﬁn from two sides because the upper part of  the gate 
electrode is separated from the gate oxide by an additional nitride 
layer of  10 nm thickness. While for the triple gate SOI-FinFET 
the gate wraps around the rectangular silicon ﬁn from three sides. 
However, to improve the power gain and current drive, we can 
multiply the number of  ﬁn to get a multiﬁn SOI-FinFET. Most 
research work on multiﬁn MOS devices have focused on their 
advantages in digital or switching applications. Their performance 
sensitivity with ﬁn geometry is not well studied
The task of  this work is to investigate the influence on the ﬁn 
geometry on the corner effect and the role of  this effect on the 
electrical performance of  SOI-FinFET transistors.
Fig. 1 shows the structure of  a tri-gate three-ﬁn SOI-FinFET, 
where S
ﬁn
 denotes the ﬁn spacing between two neighboring sili-
con ﬁns. W
ﬁn
 and H
ﬁn
 are the ﬁn width and ﬁn height, respectively. 
T
mask
 represents the hard mask thickness on top of  a silicon ﬁn. 
T
poly
 is the geometrical thickness of  gate material on top of  the 
hard mask and T
ox
 is the thickness of  gate oxide.
Device Geometry
Two device geometries have been considered in this work: the 
gate wrap around triple gate SOI-FinFET transistor and the dual-
gate SOI-FinFET transistor in which the gate wraps around the 
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Figure1: Structure of  a three-fin (n=3) SOI-FinFET
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rectangular silicon ﬁn from two sides.
The geometrical shape of  the simulated three-ﬁn dual and tri-
gate SOI-FinFET structures are depicted in Fig.2 a and b. The 
three-ﬁn triple gate SOI-FinFET shown in Fig.2-b consists of  the 
silicon substrate, buried oxide isolation, the silicon ﬁn, and the 
gate electrode. The gate oxide and other isolation and contact ma-
terials are not shown in this ﬁgure for clarity. The three-ﬁn double 
gate SOI-FinFET in Fig.2-a differs from the triple gate transistor 
by the upper part of  the active area which is not wrapped by the 
gate electrode.
Because of  the proximity of  two adjacent gates in corners we get 
premature inversion [5]. The presence of  charge sharing effect 
between two adjacent gates causes the premature inversion 
in the corners. The corners present gives rise to the formation 
of  independent channels with different threshold voltages. This 
phenomenon is known as corner effect (Fig. 3).
Process and Device Simulation
The 3D SILVACO simulation suite including, DevEdit3D and 
TonyPlot3D is performed in this article, in order to validate the 
basic principles and to uncover several important aspects: evalua-
tion of  the width and ﬁn height effects on corner effects in three-
ﬁn double and tri-gate SOI-FinFETs. For this purpose each and 
one parameter was varied to study its effect independently of  the 
others. The solution to remove the effects of  the corner is pro-
posed in [5]. If  the doping of  silicon is very weak or intrinsic, 
the corner effects are generally negligible; another solution is to 
round the corner. This is why the GAA does not have corner ef-
fects [6]
To neglect these corner effects we will try to minimize the part of  
corners compared to the all silicon ﬁlm by increasing sufﬁciently 
the ﬁn height (H
ﬁn
).
We adopted the drift-diffusion transport model in this study, part-
ly because the ATLAS does not support advanced transport mod-
els in 3-D device simulation and because the drift-diffusion model 
mostly accounts for the salient features of  the scaling properties. 
Physical gate length (LG) is 25 nm. The p-type body concentration 
is 1×1019 cm-3. The ﬁn width is ﬁxed at 50 nm, and the ﬁn height 
is increased from 20 to 80nm.
Simulation Results
According to a comparison of  the potential in the oxide and the 
silicon in the section perpendicular to the flow of  the current for 
various heights of  ﬁn simulated with the simulator of  the de-
vice Atlas of  Silvaco shown in case of  the three ﬁn tri-gate SOI-
FinFET (ﬁg.4) and three ﬁn dual-gate SOI-FinFET (ﬁg.5) we see 
that for a high ﬁn H
ﬁn
 = 80 nm, the potential in silicon for both 
dual and tri-gate is nearly identical in the vertical direction. There 
is only one small portion of  the potential which is not identical 
in the vertical direction near to the interfaces between the silicon 
and the gate above silicon and oxide of  the substrate and which is 
smaller in tri-gate SOI-FinFETs because this last result from the 
penetration of  the influences of  side gates through oxide above 
the silicon and oxide of  substrate.
When the ﬁn height decreases until 50nm in three ﬁn tri-gate 
SOI-FinFETs, if  the ﬁn width is sufﬁciently small; the potential 
in the vertical direction is still nearly identical. 
The parts of  the potential which are not identical in the vertical 
direction are neglected compared to the part of  identical poten-
tial thanks to the good control of  the transverse gates. While for 
the three ﬁn dual gate SOI-FinFETs and because the gate above 
silicon has not an influence on the silicon compared to the side 
gates, this part of  the potential not identical is larger. When the 
ﬁn height is very small (H
ﬁn
=20nm), we cannot any more consider 
that the potential is identical in the vertical direction whatever the 
value of  W
ﬁn
 for the two cases.
The three ﬁn tri-gate SOI-FinFET appears to be more advan-
tageous in its electrical performance because no leakage current 
enhancement in the corners of  the ﬁn is observed. In contrast, 
we see a depletion of  the leakage current in the upper corners of  
ﬁn. The physical reason for this is the penetration of  the negative 
electrical potential from the gate electrode into the corners and 
the penetration of  the positive potential from the drain through 
the middle of  the ﬁn. 
The corner effect at negative gate voltages results in a penetration 
of  the negative surface potential into the active silicon and the 
consequence is the reverse corner effect, this means the deple-
tion of  the leakage current in the corners. The current density is 
mainly concentrated close to the surface and drops down rapidly. 
The enhancement of  the current due to corner effect extends 
only over a very small region near the corner. This is due to a 
short screening length inside of  inversion layer. The major effect 
materials:
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Figure2: 3D structure of  a three-fin (n=3) Dual-gate SOI-FinFET (a); Tri-gate SOI-FinFET (b)
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in the double gate transistor is the suppression of  the current 
near the upper surface of  the ﬁn, the on-current of  the double 
gate transistors is higher than a simple estimation of  2/3 of  the 
current of  the triple gate transistors. In fact, the upper part of  the 
ﬁn also contributes to the total current of  the open double gate 
transistor. A slight enhancement of  the current in the corners of  
the ﬁn in the open transistors is observed for both transistors.
Conclusion
The 3D structure of  SOI-FinFET introduces new undesirable ef-
fects like the corner effect which can be well eliminated by a very 
weak doping of  silicon or by an intrinsic silicon. In this work a 
study of  the influence of  ﬁn geometry on corner effects in three 
ﬁn Dual and Tri-gate SOI-FinFETs performances has been re-
ported to present a new solution which will allow to eliminate this 
undesirable effect. [7][8].
The corner effect improves the performance of  the SOI-FinFETs 
since the on-current is enhanced at the corners and the leakage 
current is suppressed. Due to positive influence of  the corner 
effect, the multiﬁn triple gate wrap around design of  the SOI-
FinFET appears to be more advantageous in comparison to the 
multiﬁn dual-gate design.
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Figure 3:  Cross section view of  the three fin SOI-FinFETs showing the channel regions and corners: 
Double-gate (a); Triple-gate (b).
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Figure 4: Potential in the oxide and the silicon in the y-z section for the three fin tri-gate SOI-FinFET; (Vgs=0.5V)
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Figure 5: Potential in the oxide and the silicon in the y-z section for the three fin Dual-gate SOI-FinFET; (Vgs=0.5V)
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